ABSTRACT Modular dc/dc converter (MDCC) based on cascaded submodules (SMs) has been an attractive converter topology for the interconnection of high voltage dc (HVDC) grids for its low cost and high efficiency; however, the quite large filter inductor implemented at lower voltage side significantly increases the system volume. In this paper, a buck three-level type MDCC (Buck-TL-MDCC) is derived from the classic buck three-level converter (Buck-TLC) by replacing the switches and blocking capacitor with cascaded SMs for HVDC application. Just like the major merit of the Buck-TLC, the filter inductance of the Buck-TL-MDCC can be reduced, and the high voltage blocking capacitor is eliminated by the cascaded SMs. Instead of the sine-wave modulation employed by prior arts of MDCCs, the stepped two-level modulation is adopted; it offers the following merits: 1) smaller SM capacitance requirement; 2) smaller ac circulating current; 3) the switching frequency is equal to the fundamental frequency, which avoids extra switching actions; 4) the computation burden is dramatically reduced. Finally, the simulation and experimental results verify the effectiveness of the proposed Buck-TL-MDCC.
I. INTRODUCTION
Multi-terminal high voltage direct current (HVDC) transmission technology and dc grid technology are the efficient methods to resolve the problems of renewable energy integration, however, high voltage dc transformer is required to interconnect the apart HVDC systems with different voltage levels like the function of the ac transformer in the ac grid [1] - [4] . Traditional dc/dc topologies (e.g. buck converter) are not applicable here because the voltage levels of the HVDC systems are typically hundreds of kilovolts, so that a series connection of hundreds of IGBTs is required, which brings additional snubber circuits and makes the driving units quite complicated [5] . What's more, the series connection of power switches produces extremely high dv/dt stress, which results in the serious electromagnetic interference (EMI) [6] .
Dual-active-bridge (DAB) with input-series-output-series (ISOS) configuration [7] can realize high voltage dc/dc power conversion, but the main disadvantage is the requirement of a large number of isolation transformers, which have high potential differences between the windings [8] .
Modular multilevel converter (MMC) [9] based on cascaded submodules (SMs) has become the preferable topology in high voltage dc/ac conversion, and the MMC based dc/ac/dc converter can effectively achieve high voltage dc/dc power conversion [6] , [10] , [11] . As a transformer is employed in the intermediate ac link to perform voltage stepping and achieve electric isolation, the MMC based dc/ac/dc converter is suitable for high voltage stepping ratio (>5) application, e.g., to interconnect dc based offshore wind farm (30kV) and HVDC transmission system (300kV). But the two dc/ac conversion stages and full-rated ac transformer result in large system volume and high cost.
Auto transformer has been the preferable choice in ultrahigh voltage ac grid due to its high efficiency and low cost [12] , though it loses the ability of electric isolation. Similarly, electric isolation may not be necessary in the interconnection of HVDC systems, and a so-called dc/dc autotransformer (DC AUTO) was developed in [13] and [14] . DC AUTO reduces the required capabilities of the ac transformer and MMCs, but the ac transformer is still indispensable. Since the MMC operating with power frequency results in large system volume due to the quite large SM capacitance [15] , medium ac frequency is recommended to reduce the SM capacitance. However, the manufacture of mediumfrequency ac transformer for HVDC application is difficult now [16] , this may limit the application of the converters requiring ac transformers.
Later, [17] presented a non-isolated modular dc/dc converter (MDCC) based on two chains of SMs, where sinewave modulated ac circulating current is generated to ensure the charge balance of the SM capacitors. Thanks to one stage conversion, it requires the reduced SMs, and gets rid of the ac transformer. Thus, the MDCC provides a lowcost solution for the interconnection of HVDC systems with low or medium voltage stepping ratio [18] - [21] . The major technical challenge of the MDCC is that the filter inductor implemented at lower-voltage side reaches almost one thousand millihenries [19] at hundreds of kilovolts, this is mainly due to the switching speed of state-of-the-art high voltage power switches is not expected to exceed hundreds of Hertz [6] . Though a buck type MDCC (Buck-MDCC) with the stepped 2-level modulation was reported in [22] to lower the ac circulating current and reduce the SM capacitance, the bulk filter inductor is still required. The MDCCs with high voltage stepping ratio are reported in [8] and [23] , but the peak-to-peak value of the inner ac voltage is equal to a single SM capacitor voltage, which means the ac circulating current must be quite large to achieve the charge balance of the SM capacitors according to the principle of orthogonal power flow presented in [17] . Thus, these converters are restricted to medium voltage range. Reference [24] proposed the MDCC employing the active filter to substitute for the filter inductor, but the additional full-bridge SMs bring relatively large conduction and switching losses. The MDCC with crossconnected configuration [25] can also eliminate the filter inductor, but the inner high voltage blocking capacitor limits the converter to medium voltage range [24] , [26] .
In this paper, a buck three-level type MDCC (Buck-TL-MDCC) is derived from the classic buck threelevel converter (Buck-TLC) [27] by replacing the switches and blocking capacitor with cascaded SMs (abbreviated as chain-links) [28] . The Buck-TL-MDCC, which was first presented in [28] , dramatically reduces the filter inductance with comparison to the MDCCs proposed in [17] - [22] , and eliminates the high voltage capacitor required in [25] , so that it is suitable for ultra-high voltage dc/dc power conversion.
Generally, sine-wave modulation, including the carrier phase shifted pulse width modulation (CPS-PWM) [24] , [25] and the nearest level modulation (NLM) [19] - [21] , is adopted in the existing MDCCs. The CPS-PWM requires an additional controller in each SM to balance the capacitor voltages, which significantly increases the economic costs and system complexity. The NLM with a sorting and selection algorithm to balance the SM capacitor voltages is usually preferred in the sine-wave modulated MMC or MDCC because it is easy to be implemented and extended with hundredslevel staircase output voltage [29] , however, the high frequency sorting of hundreds of SM capacitor voltages has been a real burden in the MMC operating with 50/60 Hz fundamental frequency [29] , [30] , the problem will become even worse for the MDCC operating with medium frequency [19] - [21] , [24] , [25] . To resolve the aforementioned problem, the stepped 2-level modulation [22] is employed by the Buck-TL-MDCC, it offers the following merits: 1) smaller SM capacitance requirements; 2) smaller ac circulating current; 3) the switching frequency is equal to the fundamental frequency, which avoids the extra switching actions existing in the sine-wave modulation; 4) the SM capacitor voltages need only to be sorted twice a period, which poses a significant reduction of the computation burden, especially for ultra-high voltage power conversion requiring hundreds of SMs.
The paper is organized as follows. Firstly, the circuit configuration and the operation principle of the Buck-TL-MDCC is illustrated in Section II, followed by the analysis of the control strategy in Section III. The design principles of the Buck-TL-MDCC are discussed in Section IV. Section V compares the Buck-TL-MDCC and the prior arts of MDCCs through a study case. In Sections VI and VII, the simulation and experimental results verify the effectiveness of the Buck-TL-MDCC. Finally, Section VIII concludes this paper. Fig. 1 shows two basic submodules (SMs), i.e., the halfbridge SM (HBSM) and the full-bridge SM (FBSM). The output voltage of the HBSM is either equal to its capacitor voltage V C (inserted state) or zero (bypassed state). The output voltage of the FBSM has three levels, i.e., +V C (positive inserted state), −V C (negative inserted state) and zero (bypassed state). The cost of the converter based on the FBSMs is significantly higher than that based on the HBSMs because the number of switches is doubled, however, the FBSM provides dc-fault blocking capability because of the negative voltage level [19] . The classic bidirectional buck three-level converter (Buck-TLC) [27] is depicted in Fig. 2 . It consists of two pairs of complementary switches, i.e., (S 1a , S 1b ) and (S 2a , S 2b ), a blocking capacitor C block , and a filter inductor L f . The synthesis methodology of modular dc/dc converters (MDCCs), i.e., replacing the complementary switches in classic dc/dc converters with two chains of cascaded SMs (abbreviated as complementary chain-links) and an arm inductor as shown in Fig. 3 , was proposed in [22] . With that, the Buck-TL type MDCC (Buck-TL-MDCC) [28] can be derived by replacing the two pairs of complementary switches in the Buck-TLC with two pairs of complementary chain-links, i.e., (chainlink 1a, chain-link 1b) and (chain-link 2a, chain-link 2b), and two arm inductors, i.e., L a1 and L a2 , as shown in Fig. 4 , where each chain-link comprises n SMs. The rated voltage of the blocking capacitor C block is half that of the input voltage (V dc1 /2), which is typically rated for hundreds of kilovolts for ultra-high voltage power conversion. However, the manufacture of the capacitor rated for hundreds of kilovolts may be challenging because it requires the series and parallel connections of hundreds of capacitor units [26] , which brings the new problem of the voltage balance of the capacitor units. To resolve the problem, the blocking capacitor (C block ) is replaced by the cascaded HBSMs (abbreviated as blocking chain-link) which output dc voltage V dc1 /2, as shown in Fig. 4 .
II. BUCK THREE-LEVEL TYPE MODULAR DC/DC CONVERTER A. CIRCUIT CONFIGURATION OF BUCK-TL-MDCC

B. OPERATION PRINCIPLE OF BUCK-TL-MDCC
The Buck-TL-MDDC can functionally converse power with the HBSMs, while to achieve the dc-fault blocking capability, partial SMs should adopt the FBSM [19] . It is assumed that all SMs adopt the HBSM to simplify the analysis. To clearly illustrate the operation principle of the Buck-TL-MDCC, two operation states of chain-link are primarily defined. If total n SMs in the chain-link work in the inserted state, the output voltage of the chain-link is nV C , it is called the high-level state of the chain-link. If total n SMs in the chain-link work in the bypassed state, the output voltage of the chain-link is 0, it is called the low-level state of the chain-link. Suppose the SM capacitor voltage V C satisfies
The basic waveforms of the Buck-TLC when 
In addition, to keep the charge balance of the SM capacitors [17] , the shifted-phases respectively exist between (v Cl1a and v Cl1b ), (v Cl2a and v Cl2b ), so that the trapezoidal ac circulating currents, i.e., i cir1 and i cir2 , can be generated between the two pairs of complimentary chain-links as shown in Fig. 4 . The waveforms of i cir1 and i cir2 are exhibited in Fig. 6 To conveniently describe the operation principle of the Buck-TL-MDCC, the following assumptions are supposed to be satisfied:
1) The voltage ripples of the SM capacitors are ignored, i.e., the SM capacitor voltages are V C .
2) The inductances of L a1 and L a2 are the same, i.e., L a1 = L a2 = L a . The basic waveforms of the Buck-TL-MDCC when V dc2 < V dc1 /2 are given in Fig. 5(b) , and it has 8 stages at the steady state in a switching period T : respectively expressed as
According to the above equations, it is easy to obtain the expressions of i 1a , i 2a and i 3 as
2) and L f can be respectively obtained as 0, 0 and −V dc2 . Thus, i 1a and i 2a remain unchanged, i 3 decreases linearly. As stages 5-8 are similar to stages 1-4, they are not discussed here for simplification. The waveforms of i 1a , i 2a and i 3 can be obtained, and the total input and output currents (i 1_sum and i 3_sum ) of the three-phase Buck-TL-MDCC can also be exhibited in Fig. 5(b) . It can be observed that fluctuation still exists in the total input and output currents, however, referring to the analysis in [6] , the distributed capacitance and inductance of a dc cable can bypass the current ripple to acceptable limit.
Summing v Cl1b and v Cl2b , we can get the voltage across point A and B (v AB ) in the Buck-TL-MDCC as shown in Fig. 5 (b). It is clear that when V dc2 < V dc1 /2, the voltage levels of v AB are 0 and V dc1 /2. VOLUME 6, 2018
Likewise, when V dc2 ≥ V dc1 /2, the basic waveforms of the Buck-TLC and the Buck-TL-MDCC are respectively given in Figs. 7(a) and 7(b), where the voltage levels of v AB are V dc1 /2 and V dc1 . As the frequency of v AB is twice the fundamental frequency, and the fluctuation range of v AB is only half of the input voltage (V dc1 /2), a smaller filter inductance is required in the Buck-TL-MDCC with comparison to the Buck-MDCC proposed in [22] .
C. STEADY-STATE ANALYSIS
As L a1 = L a2 , at steady state, d 1 and d s1 are equal to d 2 and d s2 , respectively. Assume that
where D and D s are the steady value of d 1 , d 2 and d s1 , d s2 , respectively. To achieve the voltage-second balance of L f , it is easy to obtain
Manipulating the above equation yields
As seen from Figs. 5(b) and 7(b), the waveform of i 1a is the trapezoidal-wave whose maximum and minimum values are I 1max and I 1min , respectively. Referring to (5), the relationship between I 1max and I 1min is
If the transferred power of the converter is P, the average value of i 1a is
Combining (12) and (13), I 1max and I 1min can be respectively expressed as
With reference to the waveforms of v Cl1a and i 1a exhibited in Fig. 5 (b), the energy absorbed by chain-link 1a in a period can be obtained as
where W Cl1a is the energy absorbed by chain-link 1a in a period. Substituting (14) and (15) into the above equation yields
25452 VOLUME 6, 2018 Likewise, the energy absorbed by chain-links 1b can be obtained as
To achieve the charge balance of the SM capacitors, the energy absorbed by the chain-links in a period should be zero, which yields
where the steady state value of shifted-phase duty ratio is D s . The power analysis of chain-links 2a and 2b are similar and not detailed here. It should be noted that the proposed Buck-TL-MDCC has bi-directional power transferring capability. If power is delivered from V dc2 to V dc1 , d s1 and d s2 should be negative values, i.e., v Cl1a and v Cl2a should respectively lag v Cl1b and v Cl2b . In this case, the steady state value D s can also be calculated by (19) , provided that P is set negative value.
Comparing Figs. 5(a) and 5(b), we can find that the main difference between the basic waveforms of the Buck-TLC and the Buck-TL-MDCC is the transition periods of i 1a , i 1b , i 2a and i 2b existing in the Buck-TL-MDCC, i.e., the yellow area as shown in Fig. 5(b) . i 1a is taken as an example to analyze the transition period. If L a tends to zero, the transition time of i 1a , i.e., D s T , also tends to zero in terms of (19) . Meanwhile, the waveform of i 1a is transformed from the trapezoidal-wave to a 2-level square-wave. Manipulating (14) , (15) and (19) , the maximum and minimum values of the square-wave can be respectively obtained as
Interestingly, we can find that the operation waveforms of the Buck-TL-MDCC in this case are the same as that of the Buck-TLC if ignoring the ripple of i 3 . Thus, the RMS value of the ac circulating current, i.e., I acS2 , can be obtained as
As for the sine-wave modulated MDCCs, if V dc2 > 0.5V dc1 (D > 0.5), the maximum inner ac voltage is limited by the upper chain-link, and if V dc2 < 0.5V dc1 (D < 0.5), the maximum inner ac voltage is limited by the lower chainlink [20] , thus, the minimum RMS value of the ac circulating current, i.e., I ac_sin , can be obtained as [20] According to (22) and (23), the normalized RMS values of the ac circulating currents in these two modulation methods can be plotted in Fig. 8 . Obviously, the RMS value of the ac circulating current in the Buck-TL-MDCC is smaller than that in the sine-wave modulated MDCCs, which poses smaller conduction loss.
According to (21) , it can be observed that the smaller L a is, the closer I 1min is to zero, which poses smaller circulating current. Nevertheless, the inductance of L a cannot be too small for the requirement to limit the rising velocity of the fault current when the V dc1 -side dc fault occurs, and the detailed design principle of L a will be discussed in Section IV-B.
III. CONTROL STRATEGY OF BUCK-TL-MDCC
A. GENERAL CONTROL SCHEME Fig. 9 shows the general control scheme of the Buck-TL-MDCC, which is composed by four major parts including feedback control, feedforward control, phase-shifted control and voltage balancing control. The phase-shifted control intends to redistribute the power between chain-links 1 and 2, meanwhile, the SM capacitor voltages in the same chain link can be balanced by the voltage balancing control. The feedback control aims to regulate the output current or voltage, and current feedback control is adopted in Fig. 9 . The function of the feedforward control is to ensure the blocking FIGURE 9. Complete control scheme of Buck-TL-MDCC. VOLUME 6, 2018 chain-link voltage to be half of the input voltage without affecting the current feedback control [31] .
B. VOLTAGE BALANCE OF SMS
In practice, the stepped 2-level modulation is introduced [22] to achieve the voltage balance of the SM capacitors and alleviate the dv/dt stress. The output voltage of the chain-link is given in Fig. 10 , where the voltage transition period exists in the switching process between the high-level and lowlevel states. During the voltage rising or descending transition period, the chain-link inserts or bypasses a SM capacitor every T d second. Generally, nT d T should be satisfied so that the voltage transition period won't affect the basic operation principle described in Section II-B. During the voltage rising or descending transition period, the chain-link inserts or bypasses the proper SM capacitor based on the sorting result of the SM capacitor voltages and the polarity of the arm current i as discussed in [22] , so that the voltage balance of the SM capacitors can be achieved. To reduce the switching frequency of the switches, each SM capacitor is inserted or bypassed once during the voltage rising or descending transition periods. As the stepping time T d is small and all SM capacitances are designed to be the same, the voltage rankings of the un-inserted SMs during the voltage rising transition period keep unchanged, and that of the un-bypassed SMs during the voltage descending transition period also keep unchanged. Therefore, the SM capacitor voltages are not necessary to be sorted during the voltage transition period, so that the sorting algorithm needs only to be executed twice in a period. As for the sine-wave modulated converters, the carrier phase-shifted pulse width modulation (CPS-PWM) requires additional controller in each SM [24] , [25] , and the nearest level modulation (NLM) requires high-frequency sorting of the SM capacitor voltages [19] - [21] . Thus, the stepped 2-level modulation provides a significant reduction of the computation burden with comparison to the sine-wave modulated MDCCs, especially for ultra-high voltage power conversion requiring hundreds of SMs. Moreover, the stepped 2-level modulation allows fundamental switching frequency, which avoids the extra switching actions existing in the sine-wave modulation [19] , [20] .
It should be noted that the concept of the stepped 2-level modulation was first presented in [6] for the MMC based dc/ac/dc topology, however, the control method, the requirements of the SM capacitance and arm inductance are totally different in the proposed converter. The output voltages of the complementary chain-links in [6] are completely complementary, which is similar with the traditional 2-level converters. According to [6] , the commutation of the current is achieved by the oscillation of the arm inductors and SM capacitors. However, the arm inductance and SM capacitance should be sufficient small to produce short current oscillations, and 5 µH arm inductance (may be the stray inductance of the converter) is adopted in [6] . But when dc short fault occurs near to the converter (transmission line parameter can be ignored), the quite small arm inductor will cause disastrous di/dt of the fault current even up to tens of kA/µs. This requires the converter to detect the fault and block IGBTs in 1 µs to avoid overcurrent, which is impractical for the control system and the available IGBTs now. Unlike the complementary 2-level modulation presented in [6] , the shifted phase exists between the output voltages of the complementary chain-links in the proposed Buck-TL-MDCC, as discussed in Section II, so that the arm inductance can be designed to a reasonable value (e.g., several or tens of millihenrys), which can limit the rising velocity of the fault current. To sum up, the proposed stepped 2-level modulation provides more flexible design of the arm inductance, which is quite important in the interconnection of HVDC systems where all dc fault cases should be considered to ensure high reliability.
As for the blocking chain-link, if the rated voltage of the SM capacitors is V C , the number of the inserted SM capacitors in chain-link 3, i.e., n 3 , is always
Practically, one SM should be added, so that the SM capacitors can be sorted and then rotated to achieve their voltage balance. Concretely, chain-link 3 bypasses the SM capacitor with the highest voltage when the current flowing through it (i Cb ) is negative, and bypasses the SM capacitor with the lowest voltage when i Cb is positive. The sorting algorithm of the SM capacitor voltages in chain-link 3 is also executed twice every period, and at most two SMs need to switch IGBTs a period, which means the average switching frequency of the SMs in chain-link 3 is much lower than the fundamental frequency.
C. CLOSED-LOOP CONTROL
According to (17) and (18), when the phase-shifted duty ratio d s1 is larger than its steady-state value D s , it is easy to get W Cl1a > 0 and W Cl1b < 0. That is to say chain-link 1a absorbs active power while chain-link 1b releases active power, which means the SM capacitor voltages in chainlink 1a will increase and that in chain-link 1b will decrease. Therefore, the average voltages of the SM capacitors in chain-links 1a and 1b(v C1a andv C1b ) can be balanced by modifying d s1 , as shown in Fig.9 . In case that the fluctuation of the SM capacitor voltage affects the control loop, a lowpass filter is added to bypass the inherent fluctuations ofv C1a andv C1b . Likewise, the average voltages of the SM capacitors in chain-links 2a and 2b can also be balanced by modifying d s2 . Note that if power is delivered from V dc2 to V dc1 , the phase-shifted control given in Fig. 9 is still applicable, however, d s1 and d s2 should be negative as discussed in Section II-C.
The feedback and feedforward controls of the Buck-TLC, which were presented in [31] , can be directly applied to the Buck-TL-MDCC. If the Buck-TL-MDCC is interfacing a dc source and a passive load, the output voltage should be regulated. While if the Buck-TL-MDCC is interfacing two dc sources, the output current should be regulated. Suppose the Buck-TL-MDCC is interfacing two dc sources, and the complete control scheme of the Buck-TL-MDCC is shown in Fig. 9 , where v Cl3 is the blocking chain-link voltage,v C1a , v C1b ,v C2a andv C2b are the average voltages of the SM capacitors in chain-links 1a, 1b, 2a and 2b, respectively.
IV. DESIGN PRINCIPLES OF BUCK-TL-MDCC A. DESIGN OF ARM INDUCTANCE
When a V dc1 -side dc fault occurs, smaller arm inductor will lead to faster rising velocity of the fault current. Therefore, the arm inductor in the Buck-TL-MDCC has a lower limit value to suppress the rising velocity of the fault current. Considering the worst case, i.e., chain-links 1a and 1b both work in the high-level state, we have
The rising velocity of the fault current i f can be expressed as
where α is the rising velocity of i f . If the upper limit of the rising velocity of i f is α 0 , it is required that
Note that the Buck-TL-MDCC can achieve bidirectional dc fault blocking capability if the full-bridge SMs are employed, as discussed in [19] .
B. DESIGN OF SM CAPACITANCE
The choice of the SM capacitance depends on the fluctuation requirement of the SM capacitor voltage. Chain-link 1a is taken as an example to analyze the fluctuation of the SM capacitor voltage, the result can be extended to chain-links 1b, 2a and 2b. With reference to the waveforms of i 1a and v Cl1a exhibited in Fig. 6(b) , the waveform of the instantaneous power of chain-link 1a(p Cl1a ) can be depicted in Fig. 11 . Assume the zero crossing point of p Cl1a is t 0 . It is easy to obtain the expression of t 0 as
As seen from fluctuation of chain-link 1 during a period, i.e., W , is
If the fluctuation coefficient of the SM capacitor voltage is ε v , the energy fluctuation of chain-link 1 during a period can also be expressed as
Combining (33) and (34), the relationship between C sm and ε v can be obtained as
where I 1max can be obtained in (14) . Note that the theoretical analysis are based on the 2-level modulation, the practical fluctuation of the SM capacitor voltage may slightly larger than the theoretical value for the stepped 2-level modulation. Eq. (35) indicates that the smaller arm inductance is, the smaller SM capacitance C sm is. This is because the charge time of the chain-link is short and the discharge current of the chain-link is small when L a is small, as shown in Fig. 11 . Generally, the designed arm inductance is relatively small (e.g., several or tens of millihenrys), which can limit the rising velocity of the current and also achieve much smaller SM capacitance requirement with comparison to the sine-wave modulated MDCCs.
As for the blocking chain-link, the current flowing it when D > 0.5 and D < 0.5 can be respectively exhibited in Fig. 12 . Ignoring the current transition period (D s T ), we can easily express the SM capacitance as be expressed as
where I r is the current ripple of filter inductor current. The filter inductance of the Buck-MDCC presented in [22] can be obtained as If the power ratings and the current ripple requirements are the same, the normalized filter inductances of two MDCCs can be plotted in Fig. 13 . Obviously, the Buck-TL-MDCC has much lower filter inductance requirement than the Buck-MDCC, especially when the voltage stepping ratio is near to 2. Referring to [14] , in most cases of interconnecting HVDC systems, the voltage stepping ratio will fall within the low and medium voltage stepping ratio, thus, the weight and cost of the filter inductor in the Buck-TL-MDCC can be reduced.
V. BRIEF COMPARISON WITH OTHER DC/DC CONVERTERS
This section compares the proposed Buck-TL-MDCC with the MDCCs that also do not require large filter inductors, including the DC AUTO reported in [13] , the MDCC with the active filter reported in [24] (abbreviated as A-MDCC), and the cross connected MDCC with the sine-wave modulation reported in [25] (abbreviated as C-MDCC). The circuit configurations of the DC AUTO, A-MDCC and C-MDCC are shown in Figs. 14(a), 14(b) and 14(c), respectively. As the ultra-high voltage blocking capacitor also exists in the C-MDCC, it is replaced by the active blocking chain-link just like the Buck-TL-MDCC. A typical study case is given to compare the four converters, the voltage and power ratings are listed in Table 1 . To fairly compare the four converters, all converters adopt three-phase configuration, and the fundamental ac frequencies are all 200Hz. The switches in the SMs employ 5SNA1000N330300 IGBT module manufactured by ABB corporation, and five IGBTs are connected in series for each switch to sustain 10kV SM capacitor voltage.
The power losses of the sine-wave modulated converters are calculated by the model presented in [33] . Generally, the switching frequencies of the sine-wave modulated converters are 2 ∼ 3 times the fundamental frequency to well balance the SM capacitor voltages [29] , [34] , and the switching frequencies of the DC AUTO, S-MDCC and C-MDCC are supposed to be twice the fundamental frequency, i.e., 400Hz. The efficiency of the ac transformer employed by the DC AUTO is supposed to be 99.4%. Coupled filter inductors with 0.5 mutual induction coefficient are employed by the Buck-TL-MDCC to increase the equivalent inductance and cancel the dc flux (coupled inductor can be installed in bipolar converter or unipolar converter with even phase legs [19] ). Air-core inductor with current density of 2A/mm 2 is used for the inductor design, and the inductor losses are mainly composed by the winding conduction loss [15] , [16] . The SM capacitance designs of the sine-wave modulated converters are referred to [21] , and when the voltage stepping ratio is close to 2 (which is in accordance with the study case), the SM capacitance designs are similar with the MMC [35] , i.e.,
where P is the transferred power per phase, g is the voltage ratio of ac voltage (ac component divides dc component), ϕ is the phase angle between ac voltage and ac current, and ε v is the fluctuation coefficient of the SM capacitor voltage. Assume g = 0.9 and cosϕ = 0.95, the SM capacitance can be obtained as 1.6mF, and the designed value will be larger than the theoretical value, due to the fact that non-ideal voltage balancing is achieved for the sorting and selection algorithm [34] . Finally, the results are listed in Table 2 .
Thanks to the stepped 2-level modulation, the RMS value of the ac circulating current in the Buck-TL-MDCC is smaller with comparison to the C-MDCC, and extra switching actions are avoided so that the switching frequency is equal to the fundamental frequency, this poses smaller switching and conduction losses as seen from Table 2 . The C-MDCC does not require filter inductors, but the Buck-TL-MDCC requires half the amount of the arm inductors in the C-MDCC, and the total SM capacitance requirement of the Buck-TL-MDCC is about half that of the C-MDCC. Note that the 60mH filter inductor employed by the Buck-TL-MDCC is a reasonable value in HVDC application [36] , furthermore, it can limit the rising velocity of the fault current when V dc2 -side fault occurs, which functions like the dc limiting inductor in MMC [37] . According to the analysis in Section III-B, the sorting algorithm needs only to be executed twice a period for the stepped 2-level modulation, which poses reduced computation burden with comparison to the sine-wave modulation employed by the C-MDCC. In a word, the stepped 2-level modulation provides higher efficiency, smaller SM capacitance requirement and reduced computation burden with comparison to the sinwave modulation.
A-MDCC needs 48 FBSMs to act as the active filter inductor (active filtering chain-link, i.e., chain-link 3 in Fig. 15(a) ), C-MDCC and Buck-TL-MDCC both require 48 HBSMs to act as the active blocking chain-link, thus, A-MDCC requires more IGBTs than the C-MDCC and Buck-TL-MDCC. Moreover, the equal switching frequencies of the blocking chainlinks are far smaller than the fundamental frequency (as discussed in Section III-B), while the IGBTs of the FBSMs in the filtering chain-link need to be switched every period to generate ac waveform, which leads to larger switching loss.
DC AUTO needs the least SMs, but ac transformer is required to connect the ac terminals of two MMCs. According to [13] , the power flowing through the transformer is P(1−V dc2 /V dc1 ), which means only partial rated power flowing through the transformer and MMC. But the power loss of the ac transformer with the reduced capability (1.44MW) is still larger than the power losses of the blocking chain-links in the C-MDCC and Buck-TL-MDCC (0.91 MW and 0.54 MW, respectively), moreover, the manufacture of the high voltage medium frequency transformer is difficult now [16] , which may limit the medium operation of the DC AUTO.
To sum up, in this study case, the Buck-TL-MDCC provides at least 0.44% higher efficiency than the other three converters, and the computation burden is dramatically reduced because high frequency sorting is avoided. Efficiency may be the most important criterion to evaluate the performance of the dc/dc converter in HVDC grid for the large transferred power rated at hundreds or even thousands of megawatts, and 0.44% is a huge promotion of the efficiency, which means the Buck-TL-MDCC may be the promising topology to interconnect HVDC systems.
The efficiencies of these four converters under different voltage stepping ratios are also evaluated in Fig. 15 . It is assumed that V dc1 keeps 320kV, V dc2 is 320kV/k, and the transferred power is 450MW/k, where k is the voltage stepping ratio. It can be observed that as k increases, the efficiencies of the A-MDCC, C-MDCC and Buck-TL-MDCC decrease much faster than that of the DC AUTO. This is because the inner ac voltages of the transformer-less converters are limited by the lower chain-links (e.g., chain-link 2 in the A-MDCC), which leads to large ac circulating current with comparison to the input dc current [20] . The efficiency of the Buck-TL-MDCC decreases slower than that of the C-MDCC because its ac circulating current increases slower as shown in Fig. 16 , so that the voltage ratio range of the Buck-TL-MDCC is wider.
As seen from Fig. 15 , the Buck-TL-MDCC can only cope with the low or medium voltage stepping ratio application (e.g., k < 5), and the best application scenario is around 2:1 for the dramatically reduced filter inductance according to Fig. 13 . As for the converters employing ac transformers, including the DC AUTO and isolated converters [6] , [10] , will be the better choices in high voltage stepping ratio application. According to [14] , typical dc voltage ratings of HVDC system are 800kV, 640kV, 500kV, 320kV, 150kV, so that in FIGURE 16. Ac circulating current divide input current. most cases of interconnecting HVDC systems, the voltage stepping ratio will fall within the low or medium voltage stepping ratio. This means the Buck-TL-MDCC can cope with most cases of interconnecting HVDC systems, but for other applications like interconnecting the wind farm and HVDC transmission line where the voltage stepping ratio exceeds 10, the DC AUTO and isolated converters are the better choices.
VI. SIMULATION RESULTS
The proposed Buck-TL-MDCC is simulated in Matlab/ Simulink to verify its effectiveness. The Buck-TL-MDCC is suitable for HVDC applications, typically rated for hundreds of kilovolts and hundreds of megawatts. Due to too large amount of SMs will dramatically increase the computation complexity, the rated voltage of SM capacitor is set 10kV to make the simulation practical.
A. STEADY-STATE PERFORMANCE
The simulation parameters of the Buck-TL-MDCC are listed in Table 3 , chain-links 1a, 1b, 2a and 2b all employ 16 SMs. Fig. 17 shows the steady-state waveforms at rated power, where v C1a(j) , v C1b(j) , v C2a(j) and v C2b(j) are the capacitor voltages of the SMs numbered j (1 ∼ 16) in chain-links 1a, 1b, 2a and 2b, respectively. The symbols of the operation parameters are labeled in Fig. 4 .
The enlarged waveform of the voltage rising transition period of v Cl1b is given in the dotted box, from which we can see that the output voltages of four chain-links are all stepped 2-level waves. During the voltage transition period, the chain-links insert or bypass a SM every 2.5µs, so that the dv/dt stress of the converter can be alleviated. Similar with the operation of the Buck-TLC, v Cl2a and v Cl2b respectively lag v Cl1a and v Cl1b 180 • , so that a new level, i.e., V dc1 /2, can be obtained and the equivalent switching frequency is doubled. Though the relatively small output filter inductance (60mH) is adopted, the output current ripple is only 100A, which validates the discussion in Section V.
As seen from Fig. 17(b) , the SM capacitor voltages in chain-links 1a-2b are well balanced and the ripples are about ± 2 % though the small SM capacitance (0.2mF) is adopted. Obviously, the SM capacitance requirement is dramatically reduced with comparison to the sine-wave modulated MDCCs. This validates the analysis in Section V.
As for the blocking chain-link, i.e., chain-link 3, 16 SMs are employed to output dc voltage, and one SM is added to achieve their voltage balance. The rated voltage of the SMs in chain-link 3 is also 10kV, and the SM capacitance in chain-link 3 is 5 mF. While to validate the voltage balance algorithm, two of the SM capacitors are respectively set 2.5 mF and 1.25 mF, otherwise, the switching actions of the SMs are not required. Chain-link 3 bypasses the SM capacitor with the highest voltage when the current flowing through it (i Cb ) is negative, and bypasses the SM capacitor with the lowest voltage when i Cb is positive. As shown in Fig. 18 , the switching action does not occur every period, this is because the bypassed SM capacitor is always the same one. Thus, the equal switching frequency of the SMs in chain-link 3 is much lower than the fundamental frequency. The total input and output currents of the three-phase Buck-TL-MDCC are given in Fig. 17(a) . Obviously, the fluctuation frequency of the total current is tripled. Nevertheless, relatively large current ripple still exists in i 1 s um . According to the simulation results in [5] , the distributed capacitance and inductance of 100-km dc cable may be enough to bypass such current ripple to acceptable limit. While if the MDCC is connected to low-capacitance dc line (e.g., overhead HVDC lines), discrete dc-link filter is needed. The simulation results of the converter connected to 500-km overhead HVDC line (L dc = 4.1mH/km, R dc = 22m /km, C dc = 9nF/km) and 100µF discrete dc capacitor are given in Fig. 18 , where i l is the terminal current of the transmission line and v dc1 is the high-voltage side terminal voltage of the converter. It can be seen that the dc current ripple can be damped to low value along the transmission line, and the terminal voltage ripple of the converter is also within acceptable value. Fig. 19 shows the dynamic responses of the Buck-TL-MDCC under the power changing condition. The dc power reference P ref remains 450MW during 0-1s, reversed linearly to −450MW during 1s-2s, and then reversed again to 450MW during 4s-5s, as shown in Fig. 19 (a) .
B. PERFORMANCE UNDER POWER CHANGE
As seen from Figs. 19(b) , the transferred power of the Buck-TL-MDCC follows its order. The waveforms of the SM capacitor voltages show that they are well balanced at steady and dynamic states, which proves the effectiveness of the voltage balancing strategy.
VII. EXPERIMENTAL RESULTS
A laboratory prototype of the Buck-TL-MDCC has been built as shown in Fig. 20 . Chain-links 1a, 1b, 2a and 2b all contain four HBSMs, chain-link 3 contains three HBSMs and two HBSMs are inserted to provide the constant voltage. Main parameters are listed in Table 4 . The circuit configuration of the prototype is shown in Fig. 20(a) , as a passive load is adopted, a filter capacitor C f is paralleled at lower voltage side, and the voltage feedback control is employed.
A. STEADY-STATE PERFORMANCE
The steady-state waveforms of the Buck-TL-MDCC are given in Fig. 21 , from which it can be observed that chain-links 1a, 1b, 2a and 2b output stepped 2-level waveforms. During the voltage transition period, the chain-link inserts or bypasses a SM every 2µs. As seen from Fig. 21(a) is twice the fundamental frequency (6 kHz), as shown in Fig. 21(c). Figs. 22(a) and 22(b) respectively show the four SM capacitor voltages in chain-link 1a and the capacitor voltages of the first SM in chain-links 1a-2b. Fig. 22(c) shows the capacitor voltages of two inserted SMs in the blocking chain-link. It can be observed that the SM capacitor voltages are well balanced, which validates the voltage balancing control discussed in Section III.
The efficiency of the experiment at rated power is about 90.2%. As four SMs are employed per chain-link to verify the voltage balancing control, and maximum input voltage is only 400 V (restricted by the dc sources in the lab), the SM capacitor voltage is much smaller than the rated voltage of the IGBT module we used, which results in large conduction loss. Furthermore, the switching frequency is selected as 3 kHz to facilitate the design of inductors. Therefore, the efficiency of the experiment is much lower than the calculated value in Section V. If the input voltage is increased and the switching frequency is lowered, the efficiency will be improved.
B. DYNAMIC-STATE PERFORMANCE
To test the dynamic performance of the Buck-TL-MDCC, two transient cases are considered. As seen from Fig. 23(a) , initially, the output voltage v dc2 is set 160V, then its reference is increased from 160V to 240V. As the passive load is not changed, the average value of the output current i 3 is increased from 6.4 A to 9.6 A simultaneously. During the transient state, the output voltage follows its order and the SM capacitor voltages remain almost unchanged. Similarly, when the output voltage reference is decreased from 240 V to 160 V, the output voltage follows its order and the SM capacitor voltages keep balanced, as shown in Fig. 23(b) .
VIII. CONCLUSION
A novel Buck-TL-MDCC is derived from the classic Buck-TLC by replacing the switches and blocking capacitor with cascaded SMs for HVDC application. Compared with the prior arts of MDCCs, the Buck-TL-MDCC reduces the SM capacitance requirement, and provides higher efficiency, due to the smaller ac circulating current and lower switching frequency. Moreover, the computation burden can be dramatically reduced because the high-frequency sorting of the SM capacitor voltages can be avoided. The simulation and experimental results validate the performance of the Buck-TL-MDCC. 
